Home
Flashcards
Preview
IS310 Exam 3 Chap 6 Vocab
Home
Get App
Take Quiz
Create
Address bus
Buffer
Buffer overflow
Bus
Bus arbitration unit
Bus clock
Bus cycle
Bus master
Bus protocol
Bus slave
Cache
Cache controller
Cache hit
Cache miss
Cache swap
Channel
Compression
Compression algorithm
Compression ratio
Control bus
Core
Data bus
Decompression algorithm
Device controller
Direct memory access (DMA)
DMA controller
External I/O buses
Hit ratio
Interrupt
Interrupt code
Interrupt handler
Interrupt register
I/O channel
I/O port
I/O wait states
Law of diminishing returns
Level one (L1) cache
Level two (L2) cache
Level three (L3) cache
Linear address space
Logical access
Lossless compression
Lossy compression
Machine state
Memory bus
Moving Picture Experts Group (MPEG)
MP3
Multicore architecture
Peer-to-peer bus
Peripheral Component Interconnect (PCI)
Peripheral devices
Pop
Push
Scaling out
Stack
Stack overflow
Stack pointer
Storage bus
Supervisior
Video bus
Author
ttran1
ID
118263
Card Set
IS310 Exam 3 Chap 6 Vocab
Description
Vocab for chap 6
Updated
2011-11-21T08:23:20Z
Show Answers
Home
Flashcards
Preview